

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/807,327	03/24/2004	Takashi Ando	042271	4003
38834	7590 11/21/2006		EXAMINER	
WESTERMAN, HATTORI, DANIELS & ADRIAN, LLP			LEWIS, MONICA	
1250 CONNECTICUT AVENUE, NW SUITE 700		W	ART UNIT	PAPER NUMBER .
WASHINGT	ON, DC 20036		2822	

DATE MAILED: 11/21/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/807,327	ANDO, TAKASHI			
Office Action Summary	Examiner	Art Unit			
	Monica Lewis	2822			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence ad	ldress		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this c D (35 U.S.C. § 133).			
Status	•				
1) Responsive to communication(s) filed on 03 O	ctober 2006.		•		
·— · ·	action is non-final.				
· <u> </u>	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under E			•		
Disposition of Claims					
4) Claim(s) 2,4,6,8,10,12,13,15,16 and 18-30 is/a	re pending in the application.				
4a) Of the above claim(s) <u>13,15,16 and 18-30</u> is		on.			
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>2,4,6,8,10 and 12</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	election requirement.				
Application Papers					
9) The specification is objected to by the Examine	г.				
10)⊠ The drawing(s) filed on 11 April 2006 is/are: a)	⊠ accepted or b) objected to l	by the Examiner.			
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correcti	on is required if the drawing(s) is ob	jected to. See 37 Cl	FR 1.121(d).		
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form P7	TO-152.		
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:	priority under 35 U.S.C. § 119(a))-(d) or (f).	• .		
1. Certified copies of the priority documents	s have been received.				
2. Certified copies of the priority documents	s have been received in Applicati	on No			
Copies of the certified copies of the prior	ity documents have been receive	ed in this National	Stage		
application from the International Bureau	(PCT Rule 17.2(a)).				
* See the attached detailed Office action for a list of	of the certified copies not receive	d.	•		
Attachment(s)					
Notice of References Cited (PTO-892)	4) Interview Summary Paper No(s)/Mail Da				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) b) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of Informal P				
Paper No(s)/Mail Date	6) Other:				

Application/Control Number: 10/807,327 Page 2

Art Unit: 2822

DETAILED ACTION

1. This office action is in response to the amendment filed October 3, 2006.

Drawings

2. The drawings are objected to because the Applicant removed all of the reference numbers (See Figures 10-12). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Application/Control Number: 10/807,327 Page 3

Art Unit: 2822

4. Claim 2 is rejected under 35 U.S.C. 102(a) as being anticipated by Applicant's Prior Art.

In regards to claim 2, Applicant's Prior Art discloses the following:

- a) a semiconductor substrate (51) (For Example: See Figure 11);
- b) a plurality of transistors formed on a surface of said semiconductor substrate (For Example: See Figure 11);
- c) an interlayer insulating film (58) for covering said transistors (For Example: See Figure 11);
- d) a plurality of ferroelectric capacitors (65) formed over said interlayer insulating film, an electrode of each of said plurality of ferroelectric capacitors being connected to one of a source or a drain (56) of said transistors via a first contact plug (59), wherein said plurality of ferroelectric capacitors are arranged in an array extending in longitudinal and lateral directions, (For Example: See Figure 11);
- e) a plurality of bit lines (61) formed over said interlayer insulating film, each of said plurality of bit lines being connected to other of the source or the drain of said transistors via a second contact plug (60) (For Example: See Figure 11); and
- f) the second contact plug is substantially located in a center area surrounded by four closest ferroelectric capacitors out of said plurality of ferroelectric capacitors (For Example: See Figure 10).

Note: Applicant submitted replacement drawings for figures 10-12 that removed all the reference numbers listed above. The Examiner has kept the reference numbers that corresponded to the drawings filed on 3/24/04 in the office action for examination purposes only.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/807,327 Page 4

Art Unit: 2822

6. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Prior Art.

In regards to claim 4, Applicant's Prior Art fails to disclose the following:

a) a straight line connecting the source and the drain of said transistors extends in a direction substantially inclined at an angle of 45 degrees to longitudinal and lateral directions of the arrays constituted by the plurality of ferroelectric capacitors.

However, the Applicant has not established the critical nature of "a straight line connecting the source and the drain of said transistor extends in a direction substantially inclined at an angle of 45 degrees to longitudinal and lateral directions of the arrays constituted by the plurality of ferroelectric capacitors." "The law is replete with cases in which the difference between the claimed invention and the prior art is some range or other variable within the claims. . . . In such a situation, the applicant must show that the particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range." *In re Woodruff*, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir.1990). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have various ranges.

7. Claims 6 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Prior Art in view of Summerfelt et al. (U.S. Publication No. 2005/0012125).

In regards to claim 6, Applicant's Prior Art fails to disclose the following:

a) an element isolation insulating film formed on the surface of said semiconductor device and isolating a plurality of element regions, wherein each element region includes two transistors out of said plurality of transistors, and wherein the first straight line connecting the first source and the first drain of one of said two transistors substantially coincides with the second line connecting a second source and a second drain of the other one of said two transistor.

Art Unit: 2822

.

However, Summerfelt discloses a semiconductor device that has an element isolation insulating film (8) formed on the surface of said semiconductor device and isolating a plurality of element regions, wherein each element region includes two transistors out of said plurality of transistors, and wherein the line connecting the source and the drain of one of said two transistors substantially coincides with the line connecting the source and the drain of the other one of said two transistor (For Example: See Figure 1A). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Applicant's Prior Art to include a semiconductor device that has an element isolation insulating film formed on the surface of said semiconductor device and isolating a plurality of element regions, wherein each element region includes two transistors out of said plurality of transistors, and wherein the line connecting the source and the drain of one of said two transistors is substantially coincides with the line connecting the source and the drain of the other one of said two transistor as disclosed in Summerfelt because it aids in separating the transistors source/drains (For Example: See Paragraph 29).

Additionally, since Applicant's Prior Art and Summerfelt are both from the same field of endeavor, the purpose disclosed by Summerfelt would have been recognized in the pertinent art of Applicant's Prior Art.

In regards to claim 10, Applicant's Prior Art fails to disclose the following:

a) the other of the source or the drain of said transistor is shared by said two transistors in each element region.

However, Summerfelt discloses a semiconductor device that has the other one of the source or the drain of said transistor is shared by said two transistors in each element region (For Example: See Figure 1A). It would have been obvious to one having ordinary skill in the art at

Art Unit: 2822

the time the invention was made to modify the semiconductor of Applicant's Prior Art to include a semiconductor device that has the other one of the source or the drain of said transistor is shared by said two transistors in each element region as disclosed in Summerfelt because it aids in reducing the capacitance (For Example: See Paragraphs 7 and 8).

Additionally, since Applicant's Prior Art and Summerfelt are both from the same field of endeavor, the purpose disclosed by Summerfelt would have been recognized in the pertinent art of Applicant's Prior Art.

8. Claims 8 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Prior Art in view of Summerfelt et al. (U.S. Publication No. 2005/0012125) and Corvasce et al. (U.S. Patent No. 6,656,801).

In regards to claim 8, Applicant's Prior Art fails to disclose the following:

a) an element isolation insulating film formed on the surface of said semiconductor device and isolating a plurality of element regions, wherein each element region includes two transistors out of said plurality of transistors.

However, Summerfelt discloses a semiconductor device that has an element isolation insulating film (8) formed on the surface of said semiconductor device and isolating a plurality of element regions, wherein each element region includes two transistors out of said plurality of transistors (For Example: See Figure 1A). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Applicant's Prior Art to include a semiconductor device that has an element isolation insulating film formed on the surface of said semiconductor device and isolating a plurality of element regions, wherein each element region includes two transistors out of said plurality of transistors as disclosed in

Art Unit: 2822

Summerfelt because it aids in separating the transistors source/drains (For Example: See Paragraph 29).

Additionally, since Applicant's Prior Art and Summerfelt are both from the same field of endeavor, the purpose disclosed by Summerfelt would have been recognized in the pertinent art of Applicant's Prior Art.

b) the first line connecting a first source and a first drain of one of said two transistors is substantially orthogonal to a second line connecting a second source and a second drain of the other one of said two transistor.

However, Corvasce discloses a semiconductor device that has the line connecting the source and the drain of one of said two transistor is substantially orthogonal to the line connecting the source and the drain of the other one of said two transistor (For Example: See Figure 4). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Applicant's Prior Art to include a semiconductor device that has the line connecting the source and the drain of one of said two transistor is substantially orthogonal to the line connecting the source and the drain of the other one of said two transistor as disclosed in Corvasce because it aids in providing minimal cell size (For Example: See Abstract).

Additionally, since Applicant's Prior Art and Corvasce are both from the same field of endeavor, the purpose disclosed by Corvasce would have been recognized in the pertinent art of Applicant's Prior Art.

In regards to claim 12, Applicant's Prior Art fails to disclose the following:

a) the other one of the source or the drain of said transistors is shared by said two transistors in each element region.

However, Summerfelt discloses a semiconductor device that has the other one of the source or the drain of said transistor is shared by said two transistors in each element region (For Example: See Figure 1A). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Applicant's Prior Art to include a semiconductor device that has the other one of the source or the drain of said transistor is shared by said two transistors in each element region as disclosed in Summerfelt because it aids in reducing the capacitance (For Example: See Paragraphs 7 and 8).

Additionally, since Applicant's Prior Art and Summerfelt are both from the same field of endeavor, the purpose disclosed by Summerfelt would have been recognized in the pertinent art of Applicant's Prior Art.

Response to Arguments

9. Applicant's arguments filed 10/3/06 have been fully considered but they are not persuasive. Applicant argues that Applicant's Prior Art discloses that "second contact plug 60 is not substantially located in a center of an area surrounded by four closest ferroelectric capacitors...Applicant's Prior Art does not disclose wherein the second contact plug is substantially located in a center of an area surrounded by four closest ferroelectric capacitors out of said plurality of ferroelectric capacitors." Although, Applicant has disclosed explanatory figures, the Examiner is permitted to give a claim the broadest reasonable interpretation.

Therefore, Applicant's Prior Art does disclose that the second contact plug (60) is substantially located in a center area surrounded by four closest ferroelectric capacitors (65) out of said plurality of ferroelectric capacitors (For Example: See Figure 10-Marked Up Copy).

Art Unit: 2822

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the 11. examiner should be directed to Monica Lewis whose telephone number is 571-272-1838. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300 for regular and after final communications.

ML

November 8, 2006

M. Wilozewski Primary Examiner TC 2800

Page 9